The continuous scaling of feature dimensions and the much more complex IC composition are pushing interconnect reliability to its limit, resulting in many fault tolerant interconnect schemes being proposed. At the system level, real-scenario platform simulation is conducted to choose the optimal combination of each part, and various fault tolerant schemes are also compared. In a real-scenario platform simulation, a more practical error model in addition to white noise is needed. So, this paper suggests integrative simple noise and error probability model using the regression analysis with respect to physical behaviors of crosstalk and electromigration. This model can be used in system level simulation to choose an optimal faulttolerant scheme. In this paper, the integrated crosstalk glitch, and delay model had over 99% accuracy with referenced model, and can apply to system level simulation. 65 nm, 32 nm, 22 nm technologies were used to extract the interconnect parasitic.
Introduction
As integrated circuit manufacture technology matures, the complexity of VLSI ICs is increasing. Accordingly, a portion of the on-chip interconnect in electronic chip has been remarkably increasing, and the role of fast, reliable on-chip interconnect is of growing importance. In particular, this has led to reliability problems in interconnect, which has become more susceptible to various noise sources, namely power noise, crosstalk, and radiation. Above and beyond these causes, technology scaling and smart device development are making the interconnect scheme faster and more complex to achieve high performance application of VLSI [1] . With this trend, various fault tolerant interconnect schemes for more reliable communication are coming to the fore, such as parity check, duplication, and CDMA (code division multiple access). Our goal is to propose error models that can be used to verify each fault tolerant interconnect scheme in ESL (electronic system level). The noise sources for the proposed model of this paper are crosstalk and EM (electromigration). Due to high coupling to ground capacitance ratio, and packed interconnect wires, coupling capacitance has become a major noise source, particularly in long interconnect [2, 3] . The induced crosstalk causes glitch and delay noises which can result in signal integrity problems or timing errors. These glitch and delay noises are dependent on switching pattern of two neighboring lines [4] . This paper handles both glitch nose and delay noise with the switch and driving pattern in ESL simulation. From the ITRS (International Roadmap for Semiconductors), as technology scaling shrinks the dimension of wires, but does not significantly reduce the operating voltage, the current density of single wire greatly increases [5] . This makes interconnects more vulnerable to EM, because the main parameter of EM is current density of the single wire. As EM progresses in wires, the resistance of wires increases, and finally result in interconnect failure [6] . Resistance increased due to EM causes the delay noise of single wire. Therefore, this paper adopts EM as the model of delay noise. By using noise values from crosstalk and EM noise model, error probability model for ESL simulation can be derived. The following section presents a simple noise model of crosstalk and EM. Section 3 explains the error probability model. Section 4 presents an implementation of a quad core Linux platform with the error probability model. Section 5 summarizes the conclusion.
Integrative simple noise model
For ESL simulation, patristic extraction should be performed first under the given interconnect specification, because to make the simple noise model, the interconnect parasitic information is essential to calculate the crosstalk and EM noise. Fig. 1 shows a simple RC interconnects structure. Each line has the same width and height in the given technology. In this paper, we consider single layer interconnect to make the crosstalk and EM model. This structure is closest to the bus interconnect in SoC (system-on-chip). In 65 nm technology, the pitch size, which is the sum of the width and space in the interconnect, is set to the range of 180-330 nm. Because we focus on the global interconnect as the bus line of SoC, the pitch size of the middle layer which is used for global interconnect is selected. The set of parameters in selected technology becomes input information of the ESL simulation. Then, the integrative noise model estimates the corresponding noise level by using the given parasitic of the selected process.
In this section, we explain the crosstalk error model including the glitch and delay model, and also present the EM model applicable in ESL. To apply the selected interconnect structure, a first-order Elmore delay model is used for the integrative simple delay model [4] . Parameters are load capacitance (C l ), selfresistance (R), driver capacitance (C d ), self-capacitance (C g ), driver resistance (R d ), and coupling capacitance of the signal wire (C c ). The self-capacitance can be calculated from the fringing capacitance (C f ) and the parallel plate capacitance (C p ) [7] . In this situation, C c has the greatest impact on the crosstalk delay noise. With the simplified two neighboring wires, the crosstalk voltage due to capacitive crosstalk on the victim wire can be predicted in the formula shown in Fig. 2 [8] . Fig. 2 shows several process parameters for 65, 32, and 22 nm technologies as the global interconnect specification. In the given range for parameters, an integrative noise model for each parameter set is generated using regression analysis. Each process technology has a range of pitch size, aspect ratio (AR). The coupling capacitance, self-capacitance, and driver capacitance can be derived by the formula in Ref. [7] using technology parameters. Fig. 2 illustrates the integrative simple noise modeling methodology. In the range of parameters, a sufficiently large amount of parasitic data is generated. Thus, Fig. 1 . Two dimensional cross-section of the single layer interconnect model the noise model does not only cover the wide range of interconnect specification, but also integrates the various parameters within a single major parameter, by using the regression analysis. Consequently, the integrative simple noise model can predict crosstalk glitch and delay noise in a given pitch size and AR. The estimated noise extracted from these simple models had over 99% accuracy compared with the existing crosstalk model [4] , when the number of samples for regression analysis was 500. The drive capacitance and drive resistance values were set to 227.5 ohm and 5.73 fF in 65 nm, 270.7 ohm and 2.46 fF in 32 nm, and 295.3 ohm and 1.61 fF in 22 nm, respectively. The regression model is a quadratic model for the aspect ratio. In the EM case, we consider the step resistance metric for delay noise in ESL simulation. We use the average current density to get the step resistance which means resistance increment after EM occurs to make the simple noise model [9] . Current density is the main parameter of step resistance and it can be estimated through the process parameters. The step resistance value can be also applied to regression analysis. The regression model of step resistance had over 99% accuracy with the above existing model [5] so they can be adapted to ESL simulation for reliability estimation.
System level error probability model
Existing research [10] shows that the variation of delay and voltage noise has Gaussian distribution with the random variation of process parameters, such as thickness, width, and spacing. We also consider the PDF (probability density function) of voltage and delay noise as a Gaussian distribution. Both glitch and delay noise are then applied to each PDF. The crosstalk noise can be classified with glitch noise and delay noise according to the signal switching pattern of the victim and aggressor lines. In case of crosstalk glitch, there are positive and negative glitch noises. However, since each noise shows the same distribution function, it can be applied with the same error probability model. When consider the worst case of crosstalk noise, we can extract the maximum value of glitch noise from the integrative simple noise model presented in Section 2. PDF with crosstalk glitch noise is defined as follows, where V x is the maximum value of glitch noise, and v is the standard deviation of voltage distribution:
To represent the probability of single bit error occurring in the interconnect, probability values are accumulated where voltage is equal to or larger than threshold voltage (V th ). Here, we can identify the probability of whether the single bit error occurs (P cg ) in the victim line as follows:
In the same manner, delay noise can be translated to the timing error probability model using the timing margin value, and delay PDF (P De ) with the worst delay D x .
With the occurrence of crosstalk-induced delay, the timing error probability (P cd ) can be defined over the timing margin (D th ). The delay noise has two cases, which incorporate delays with or without EM occurrence. If EM occurs in single wire, both resistance and the delay (D EM ) in that wire increase. Thus, the timing margin (D th -D EM ) is decreased as much as the wire resistance increases. This information is derived from the EM error model. The timing error probability with and without EM can be extracted by applying D EM or setting D EM to zero. The ESL simulation, applies the functional error probability (P cg ) and timing error probability (P cd ) when the specific bit pattern for these noises occurs during simulation.
Experiments
In this paper, an ARM Cortex A-15 Quad Core Platform is selected as an ESL platform for a multicore environment with a real scenario. Cortex A-15 quad core, memory and other peripherals are all connected with a bus architecture. Since the base activities of bus and core are transaction and instruction in ESL, it can achieve high speed simulation even including the operating system (OS). We utilized ARM processors models which are offered from Open Virtual Platform (OVP). Bus transaction data generated in the ESL simulation were modified to apply to various systemC fault tolerant interconnect schemes to compare the error probability and reliability. In this system, Linux OS was ported on the ESL multicore platform to run the benchmark that can fully utilize the quad core processor. Then, the cycleaccurate and systemC-based fault tolerant interconnect models handle the modified bus transaction data, so the error probability and reliability metrics can be evaluated. Target schemes that we use in this paper are the simple bus, triple modular redundancy (TMR), CDMA, and LCDMA with duplication logic comparison (DLC). The regression error models of crosstalk and EM presented in Section 2 are applied to each systemC interconnect scheme with 22, 32 and 65 nm technologies. We use the standard variation of probability model as 0.1 V dd , and threshold voltage as 0.5 V dd . The aspect ratio is selected with the typical value that is used in each process. These models have high speed, as advantages of the quadratic regression analysis methodology. Table I shows percentage of transmission errors according to the target bus architecture running the dhrystone benchmark. BER of decoded data with P cg is also shown. Each technology has different supply voltage, threshold and dimension of interconnect. For example, 22 nm process has lower crosstalk noise than in 65 nm, but the supply voltage is also lower than the one in 65 nm, which makes the interconnect more susceptible. Thus bit errors occur more in 22 nm than in 65 nm. In this simulation, LCDMA-DLC has the lowest BER, and TMR has the worst BER of the three fault tolerant schemes except for the simple bus. The delay noise of crosstalk and EM are combined to calculate the probability of timing error. The specific bit pattern of each wire causes the delay noise, and is added to the EM delay noise. The timing error for each interconnect scheme tends to be similar to its channel bit error rate. So, LCDMA-DLC has the lowest timing error probability, and TMR has higher timing error probability than other fault-tolerant schemes.
Conclusion
This paper presented an integrative noise model and ESL level error probability model for reliability analysis that can compare various fault tolerant schemes. It can evaluate the BER and timing error rate of each on-chip interconnect during the ESL simulation. Because it is conducted in a real software scenario, and covers a wide range of specification, the early stage system designer can predict which interconnect scheme has the better reliability metrics on crosstalk and EM existing environment. By utilizing the advantages of the ESL design method, various interconnect schemes, system structures, and software can be applied in very fast simulation time. 
